☰
sam4l
::
crccu
Constant
sam4l
::
crccu
::
SR
[
−
]
[src]
const SR:
Reg
=
Reg((CRCCU_BASE + 60) as *mut u32)